
28 nm Device Portfolio
Cyclone V FPGA Series Package and I/O Matrices
Cyclone V E, GX, and GT FPGAs (1.1 V) 1
MBGA (M)
UBGA (U)
FBGA (F)
301 pin
11 x 11 (mm)
0.5-mm pitch
383 pin
13 x 13 (mm)
0.5-mm pitch
484 pin
15 x 15 (mm)
0.5-mm pitch
324 pin
15 x 15 (mm)
0.8-mm pitch
484 pin
19 x 19 (mm)
0.8-mm pitch
256 pin
17 x 17 (mm)
1.0-mm pitch
484 pin
23 x 23 (mm)
1.0-mm pitch
672 pin
27 x 27 (mm)
1.0-mm pitch
896 pin
31 x 31 (mm)
1.0-mm pitch
1,152 pin
35 x 35 (mm)
1.0-mm pitch
5CEA2
5CEA4
5CEA5
223
223
175
176
176
224
224
224
128
128
224
224
240
5CEA7
5CEA9
5CGXC3
240
144
3
240
240
208
3
240
224
208
3
336
336
480
480
5CGXC4
5CGXC5
129
4
129
4
175
6
175
6
224
6
224
6
240
6
240
6
336
6
336
6
5CGXC7
240
3
240
6
240
6
336
9
480
9
5CGXC9
240
5
224
6
336
9
480
12
560
12
5CGTD5
129
4
175
6
224
6
240
6
336
6
5CGTD7
240
3
240
6
240
6
336
9
480
9
5CGTD9
240
5
224
6
336
9
480
12
560
12
1
All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.
636
12
Values on top indicate available user I/O pins; values at the bottom indicate the 3.125 Gbps, 5 Gbps, or 6.144 Gbps transceiver
count.
Vertical migration (same Vcc, GND, ISP, and input pins). For vertical migration, the number of user I/Os may be less than the number stated in the table.
Altera Product Catalog
?
2013
?
www.altera.com
25